Hardware Verification with System Verilog
An Object-Oriented Framework
(Sprache: Englisch)
This book focuses on Object Orientation Programming and its applications for C++ and SystemVerilog. It includes discussion on why and when certain features should be used. The book also includes an open source verification framework as well as examples.
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
120.99 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Hardware Verification with System Verilog “
This book focuses on Object Orientation Programming and its applications for C++ and SystemVerilog. It includes discussion on why and when certain features should be used. The book also includes an open source verification framework as well as examples.
Klappentext zu „Hardware Verification with System Verilog “
This is the second of our books designed to help the professional verifier manage complexity. This time, we have responded to a growing interest not only in object-oriented programming but also in SystemVerilog. The writing of this second handbook has been just another step in an ongoing masochistic endeavor to make your professional lives as painfree as possible. The authors are not special people. We have worked in several companies, large and small, made mistakes, and generally muddled through our work. There are many people in the industry who are smarter than we are, and many coworkers who are more experienced. However, we have a strong desire to help. We have been in the lab when we bring up the chips fresh from the fab, with customers and sales breathing down our necks. We've been through software 1 bring-up and worked on drivers that had to work around bugs in production chips. What we feel makes us unique is our combined broad experience from both the software and hardware worlds. Mike has over 20 years of experience from the software world that he applies in this book to hardware verification. Robert has over 12 years of experience with hardware verification, with a focus on environments and methodology.
Verification is increasingly complex, and SystemVerilog is one of the languages that the verification community is turning to. However, no language by itself can guarantee success without proper techniques. Object-oriented programming (OOP), with its focus on managing complexity, is ideally suited to this task.
With this handbook-the first to focus on applying OOP to SystemVerilog-we'll show how to manage complexity by using layers of abstraction and base classes. By adapting these techniques, you will write more "reasonable" code, and build efficient and reusable verification components.
Both a learning tool and a reference, this handbook contains hundreds of real-world code snippets and three professional verification-system examples. You can copy and paste from these examples, which are all based on an open-source, vendor-neutral framework (with code freely available at www.trusster.com).
Learn about OOP techniques such as these:
Creating classes-code interfaces, factory functions, reuse Connecting classes-pointers, inheritance, channels Using "correct by construction"-strong typing, base classes Packaging it up-singletons, static methods, packages
With this handbook-the first to focus on applying OOP to SystemVerilog-we'll show how to manage complexity by using layers of abstraction and base classes. By adapting these techniques, you will write more "reasonable" code, and build efficient and reusable verification components.
Both a learning tool and a reference, this handbook contains hundreds of real-world code snippets and three professional verification-system examples. You can copy and paste from these examples, which are all based on an open-source, vendor-neutral framework (with code freely available at www.trusster.com).
Learn about OOP techniques such as these:
Creating classes-code interfaces, factory functions, reuse Connecting classes-pointers, inheritance, channels Using "correct by construction"-strong typing, base classes Packaging it up-singletons, static methods, packages
Inhaltsverzeichnis zu „Hardware Verification with System Verilog “
- IntroductionPart I: SystemVerilog and Verification (The Why and How)
- Why SystemVerilog?- OOP and SystemVerilog
- A Layered Approach
Part II: An Open-Source Environment with SystemVerilog
- Teal Basics
- Truss: A Standard Verification Framework
- Truss Flow
- Truss Example
Part III: Using OOP for Verification (Best Practices)
- Thinking OOP
- Designing with OOP
- OOP Classes
- OOP Connections
- Coding OOP
Part IV: Examples (Putting it all Together)
- Block Level Testing
- Chip Level Testing
- Things to Remember
Bibliographische Angaben
- Autoren: Mike Mintz , Robert Ekendahl
- 2010, XXII, 314 Seiten, Maße: 17,8 x 25,4 cm, Kartoniert (TB), Englisch
- Verlag: Springer, Berlin
- ISBN-10: 1441944087
- ISBN-13: 9781441944085
Sprache:
Englisch
Kommentar zu "Hardware Verification with System Verilog"
Schreiben Sie einen Kommentar zu "Hardware Verification with System Verilog".
Kommentar verfassen